The device coupling between the stacked top/bottom field-effect transistors (FETs) in two types of monolithic 3D inverter (M3INV) with/without a metal layer in the bottom tier is investigated, and then the regime of the thickness T ILD and dielectric constant ε r of the inter-layer distance (ILD), the doping concentration nm, the shift decreases and increases, respectively. M3INVs with T ILD ≥ 50 nm and ε r ≤ 3.9 can neglect the interaction between the stacked FETs, but when T ILD or ε r do not meet the above conditions, the interaction must be taken into consideration.
I. INTRODUCTION
Three-dimensional (3D) integrated-circuits (ICs) have better performance and energy efficiency, and a smaller footprint in electronic systems than two-dimensional (2D) ICs because of their smaller form factor due to 3D stacking and 3D interconnections [1] . Compared with the currently available through-silicon via (TSV)-based 3D ICs [2] , the monolithic 3D IC (M3IC) [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] , in which each circuit layer is thin and is fabricated directly over the previous circuit layers on the same substrate, is a promising technology that enables ultrafine-grained vertical integration of devices and interconnections with the conventional monolithic inter-tier vias (MIVs) to connect the various layers.
There have been extensive studies of process, device, and circuit technologies for the M3IC [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] . SRAM and inverters utilizing dynamic threshold voltage (V TH ) modification thanks to the electrical coupling between stacked top and bottom metal-oxide-semiconductor field-effect transistors (MOSFETs) have been demonstrated when the inter-layer dielectric (ILD) is very thin (tens of nanometers) [12] . However, to our knowledge, no studies have been published that evaluate a regime in which the electrical coupling between the stacked FETs is either considered or not. Therefore, to design and analyze M3ICs precisely with an ultra-thin ILD, regimes in which the electrical coupling between the stacked FETs is included must be systematically investigated.
In this paper, the electrical coupling between the stacked top/bottom FETs in two types of monolithic 3D inverter (M3INV), of which one includes a metal layer (ML) in the bottom tier and the other does not include a ML, will be systematically investigated using a 3D device simulator. Device characteristics of the two types of M3INV will be surveyed in terms of electrical coupling between the stacked top/bottom FETs (Section II). Next, the regime of the sizes and materials of the ILD, as well as the doping concentration and length of channel where the stacked FETs are coupled will be studied (Section III). Finally, Section IV will conclude this paper. Fig. 1 shows the schematics of two examples of types of M3INV structure. Fig. 1(a) and (b) show Structure A [9, 10] , which includes the MLs between the top and bottom tiers and Structure B [3, 6] , which excludes them, respectively. Fig. 1(c) shows the cross-section of A-A′ in Structure A shown in Fig. 1(a) . The cross-section of A-A′ in Structure B is the same as that shown in Fig. 1 (c) except that MLs (Part A) and contacts (Part B) would be added.
II. DEVICE CHARACTERISTICS OF THE M3INV
and T m denote gate length, sidewall length, lightly-doped drain length, contact length, gate thickness, gate-oxide thickness, siliconchannel thickness, side-wall thickness, buried-oxide thickness, silicon-substrate thickness, contact thickness, ILD thickness, bottom-gate contact thickness, and ML thickness, respectively. To compensate for the hole/electron mobility skew, the width of the PMOSFET is larger than that of the corresponding NMOSFET. To increase the cell footprint by allowing for extra space for MIVs (or contacts) connecting the top and bottom tiers, the PMOSFET and NMOSFET are placed on the bottom and top tiers, respectively [9] . Each MOSFET consists of a source (S)/drain (D) highly doped with 10 21 cm -3 and lightly-doped with 10 18 cm -3 , the gateoxide (SiO 2 ), and the polysilicon gate (G). L sw , L ldd , L c , T BOX , T sub , T c , T cg , and T m are fixed as 10, 10, 50, 30, 50, 6, 100, and 100 nm, respectively. According to the technology roadmap of the fully-depleted silicon-on-insulator (FDSOI) [1, 13] , L g (≈ T g ), T ox , T si , and T sw (=T g +T ox ) are varied, and T ILD is also varied to investigate the coupling effect. Fig. 2 shows the DC/AC coupling between the bottom and top MOSFETs with L g = 30 nm, T si = 6 nm, and T ox = 1 nm [13] in the M3INV cells with the ultra-thin ILD (T ILD = 10 nm), using the 3D technology computer-aided design (TCAD) numerical simulator, ATLAS [14] . Fig. 2 (a), (b), and (c) show the drain-source current (I nds ), transconductance (g m = dI nds /dV ngs ), and capacitances (C ngng , C nsng , C dng , C pgng ) versus the top-gate voltage V ngs of the top NMOSFET at different bottom-gate voltages V pgs 's (0 and -1 V), respectively. The drains in both the bottom and top MOSFETs are common and can be operated as the output. The sources and gates in the bottom and top MOSFETs are grounded and separated, respectively. The drain-source voltage V ds is biased as 0.1 V. In Fig. 1(b) and (c), frequency f = 1 MHz is applied for AC characterization. The electrical coupling of the bottom PMOSFET due to the gate of the top NMOSFET can be ignored [11] . Fig. 1(a) . ML, C, G, D, and S denote the metal layer, contact, gate, drain, and source, respectively. Materials in the structure and doping concentration in the silicon body are denoted by color.
In this paper, the electrical coupling of the top NMOSFET will be quantified when the gate of the bottom PMOSFET is biased as two different voltages (0 and -1 V).
http://jicce.org Fig. 1(a) and (b) . Symbols and lines denote Vpgs = 0 and -1 V, respectively. Empty and filled symbols denote Structure A and B, respectively. Here, Lg = 30 nm, TSi = 6 nm, Tox = 1 nm, TILD = 10 nm, Nd (Na) = 10 15 cm -3 , and Vds = 0.1 V. f = 1 MHz is applied for AC characterization. The subscripts nds, ngs, pgs, ngng, nsng, dng, and pgng denote drain-to-source of the NMOSFET, gate-to-source of the NMOSFET, gate-to-source of the PMOSFET, gate-to-gate of the NMOSFET, sourceto-gate of the NMOSFET, drain-to-gate of the NMOSFET, gate of the PMOSFET-to-gate of the NMOSFET, respectively. Empty and filled symbols denote Structure A and B, respectively, and symbols and lines denote V pgs = 0 and -1 V, respectively. I nds -V ngs , g m , C ngng , C nsng , C dng , and C pgng of the top NMOSFET in Structure A and B have small and large differences between V pgs = 0 and -1 V, respectively. As shown in Fig. 2 , the electrical coupling can be ignored when the distance between the channel of the top NMOSFET and the gate of the bottom PMOSFET is over 100 nm (e.g., 210 nm at Structure A) and the electrical coupling should be considered when it is below 100 nm (e.g., 10 nm at Structure B).
III. DEVICE COUPLING IN THE M3INV
Under what geometry or process conditions may the electrical coupling between the bottom and top MOSFETs ΔV th , ΔV gm , and ΔV Cngng are defined as the differences between V th s and V ngs s at the maximum g m , and V ngs s at maximum dC ngng /dV ngs of the top NMOSFET between V pgs = 0 and -1 V, respectively. Among three types of Structure B, one is L g = 50 nm, T si = 10 nm, and T ox = 1.1 nm, another is L g =30 nm, T si = 6 nm, and T ox = 1 nm, and the third is L g = 20 nm, T si = 6 nm, and T ox = 0.9 nm, which follows the FDSOI technology roadmap guideline [1, 12] . Fig. 3(a) In Fig. 4(a) , as ε r increases, ΔV th increases in all of three types of Structure B. In Fig. 4(b When T ILD ≥ 50 nm and ε r ≤ 3.9 in Structure B, the interaction between the stacked MOSFETs can be neglected, but for one with an ILD thickness or material that does not fit the above conditions, the interaction must be considered.
IV. CONCLUSIONS
In this paper, we investigated the electrical coupling between the stacked top/bottom FETs in the M3INV. To investigate the coupling between the stacked devices, the drain-source currents versus the gate voltage of the bottom FET in the M3INV were simulated using a 3D device simulator with varying channel length, thickness of the ILD, material of the ILD, doping concentration in the channel, and side-wall length. When the doping concentration was below 10 16 cm -3 and the side-wall length was below 20 nm, the threshold voltage shifts are almost constant in all of the three types of Structure B. The interaction between the stacked MOSFETs can be neglected in the M3INV with T ILD ≥ 50 nm and ε r ≤ 3.9, but the interaction must be taken into account with ILD thicknesses and materials with other values. Thus a new method for accurate simulation in conventional circuit simulators may be required for circuits consisting of coupled devices. 
